Abstract-There is an increasing need for power management systems that can be fully integrated in silicon to reduce cost and form factor in mobile applications, and provide point-of-load voltage regulation for high-performance digital systems. Switchedcapacitor (SC) converters have shown promise in this regard due to relatively high energy-density of capacitors and favorable device utilization figures of merit. Resonant switched-capacitor (ReSC) converters show similar promise as they benefit from many of the same architectures and scaling trends, but also from ongoing improvements in mm-scale magnetic devices. In this study, we explore the design and optimization of 2:1 step-down topologies, based on representative capacitor technologies, CMOS device parameters, and air-core inductor models. We compare the SC approach to the ReSC approach in terms of efficiency and power density. Finally, a chip-scale ReSC converter is presented that can deliver over 4 W at 0.6 W/mm 2 with 85% efficiency. The two-phase, nominally 2:1 converter supports input voltages from 3.6-6.0 V, and is implemented in 180-nm bulk CMOS with die-attached air-core solenoid inductors.
Resonant-Switched Capacitor ConvertersI. INTRODUCTION
T HE International Technology Roadmap for Semiconductors has identified power management as one of the key "grand challenges," and the "primary issue across most application segments" requiring efforts across multiple levels including system, design, and process technology [1] . In performance computing, power-loss-density and the associated thermal limits have constrained maximum clock rates and computing performance for over a decade. In mobile computing, designs have shifted and away from being purely performance-driven, and increasingly toward a "reduced-power-driven" paradigm in order to extend battery life with reduced form factors [1] .
To address the trends in performance and mobile computing, there has been an effort to explore monolithic (fully integrated) power conversion schemes [2] , [3] . The integrated voltage regulator approach is driven by the need to address package and interconnect parasitics, provide dynamic regulation for increasingly parallel microprocessor architectures, and support supply voltages as they scale to subvolt regimes. Monolithic regulation is beneficial as it can enable multicore dynamic voltage and frequency scaling and mitigate the effects of package interconnect on transient response and power loss. Switched capacitor (SC) converters have emerged as a prime candidate for high power-density and high-conversion-ratio power delivery due to favorable tradeoffs between device utilization and conversion ratio, and the inherently higher energydensity of capacitors compared to inductors in many voltage and current ranges. Compared to traditional buck or boost topologies, SC converters can achieve theoretically lower conduction loss for a given voltage-current (V-A) rating of the power devices [4] - [7] . Other trends are also in the favor of SC architectures-namely, the emergence of high density Sicompatible (e.g., deep-trench) capacitors [8] - [10] . However, in parallel, silicon-integrated magnetic components continue to improve in terms of power density, efficiency, and operating frequency [11] , [12] . Topologies that leverage both integrated inductors and high-density capacitors are of significant interest in the pursuit of viable, fully-integrated dc-dc converters.
Resonant-switched-capacitor (ReSC) converters have many similarities to SC converters at the architectural level, but differ in that they use magnetic components to facilitate resonant energy transfer [13] - [15] . At the mm-scale, ReSC converters also benefit from high capacitor density available in MIM, MOS, and deep-trench technologies, but leverage a small amount of magnetic energy storage to shape the shape the transient current waveform, tune out the reactive impedance of flying capacitors, and increase utilization of the available energy-density of on-chip passive components [16] .
The primary disadvantage of ReSC, compared to SC approaches, is the need for high-Q magnetic components. Planarspiral air-core inductors, for example, are lossy and require significant die area to achieve even modest inductance [17] , [18] . However, resonant energy transfer enables zero current switching which can significantly reduce both peak and rms current in the active and passive devices, relative to the dc current transferred to the load. This same process also "boosts" the energy stored (transferred) per cycle in the flying capacitor(s), which improves the transfer characteristics of the converter. As will be later discussed, this can provide favorable tradeoffs between switching and conduction loss, enabling higher efficiency at a given power-density [16] , [19] .
In this paper, we will discuss the modeling, design, and implementation of ReSC converters with a focus on monolithic integration of the nominally 2:1 architecture. Sections II and III will present an optimization model for 2:1 SC and ReSC converters that is improved relative to the past literature in that many of the key tradeoffs are solved analytically and can be used for systematic Pareto-space comparison. Section IV will use the modeling and design methods to map the Pareto frontiers of the efficiency versus power-density space for representative voltage and current levels required in monolithic designs. Section V will discuss a chip-scale implementation of a 2:1 ReSC converter that supports input voltages from 3.6-6 V in a 0.18-μm bulk-CMOS process. Finally, measurement results are compared to the modeling process in Section IV. Fig. 1 shows a circuit schematic for a representative singlephase 2:1 SC converter. Here, M 1 −M 4 are the main power devices. R ESR models the complete effective series resistance (ESR) of the loop containing the switches, bypass capacitors and flying energy storage component(s). Bottom-plate capacitance, the common-mode capacitance to ground or substrate, is not shown in Fig. 1 , but typically represents an important parasitic loss mechanism. S 1 and S 2 are gate-drive signals that are 180°o ut of phase. Fig. 2 shows the dc transformer model for the SC converter [20] . Here, "N" represents the ideal dc step-down ratio from input to output under no load; R EFF models the output impedance of the converter that captures both conduction loss and the loadline; I DC is the output load current drawn from the converter. The same model could also be used to represent the average low frequency characteristics of ReSC converters. In phase 1, S 1 is on and the flying impedance (Z X ) consisting of R ESR and C X is connected across the top bypass capacitor between the input and output. In phase 2, S 2 is on and C X is connected across the bottom bypass capacitor between output and ground. The transformer model, shown in Fig. 2 , can be used to capture both the load-line of the converter and the conduction loss through the effective output impedance, R EFF .
II. 2:1 SC CONVERTER

A. Effective Resistance Calculation
An analytical expression for R EFF can be derived by solving the differential equations that relate the voltage across C X at the end of the two sequential switching phases. This expression, which has previously been derived in [16] and [19] is computed as
where R ESR represents the ESR of the loop containing the flying capacitor, switches, and bypass capacitance. It can be shown that for switching frequency well below the pole defined by the R ESR · C X time constant, that (1) converges to the well-known (4f sw C X ) −1 relationship. Fig. 3 shows a plot of R EFF versus switching frequency based on (1) . It highlights the classic SC result where R EFF follows a 1/4f sw C X relationship up to the point where the ESR limits the energy transfer into the capacitor component, consequently limiting the minimum achievable R EFF . The former mode of operation is referred to as the slow-switching limit (SSL), while the latter is the fast-switching limit (FSL) [4] - [6] .
An important assumption made in the derivation of (1) is that the supply and output terminals have minimal voltage ripple. This is the case for a design with appreciable bypass capacitance, C BP , or alternatively, a design with a large number of interleaved stages [7] . Importantly, it should be noted that in the SC case, there is usually no disadvantage to interleaving. In realistic scenarios, the effect of interleaving can be captured by considering that roughly 1/2 of the total flying capacitance is in parallel with V out and 1/2 is in parallel with V DD and V out at any given time. Therefore, the interleaved case can be modeled using (1) without loss of accuracy across the range of operation. Furthermore, interleaving with "M" segments can be thought of as equivalent (from a conduction loss perspective) to a single-phase design where the ratio of bypass to flying capacitance C BP /C X ≈ (M − 1). However, the interleaved approach provides a significant advantage in terms of power-density because it does not require die-area allocation to bypass capacitance, C BP , rather the majority of die area can be used for flying capacitance.
While the impedance of the supply is often an important consideration, a major advantage of SC interleaving is that it reduces sensitivity to supply impedance. In monolithic converters that operate at high frequency, the input source usually presents as inductive, commonly in the single-digit to tens of nH range (but can also present as restive or capacitive). The advantage of the interleaved SC approach is that the input and output terminals appear predominantly resistive due to the highfrequency switching process which transfers charge from input to output [4] . Therefore, high-order interleaving is valuable both because it reduces the output voltage ripple, but also because performance will be comparable with a wide range of supply impedance.
B. Circuit Optimization Procedure
To complete a full circuit optimization, several parameters need to be selected: 1) the size of components C X and C BP (or a consideration of the number of interleaved phases); 2) switching frequency, f SW ; 3) the widths of the power switches, W SW . The optimization needs to consider several factors: process specifications for capacitor density, bottom plate ratio, specific equivalent input capacitance, C in,sp , and "on" resistance, R on,sp of the CMOS devices, and other factors such as interconnect resistance or capacitor ESR. The model considers the effective resistance model, as given in (1) to calculate the output voltage and power loss at a given load current or power density. It can be shown that this model is sufficient to calculate conduction loss, i.e.
where I DC is the dc load current and R EFF is derived from (1) or modified to include the effect of finite bypass capacitance. To treat frequency-dependent losses, a first-order model can be derived by lumping these into "switch-width" dependent parameters, C in,sp , and "capacitor-size" dependent parameters, k bott , which represents the bottom plate capacitance ratio [7] 
In (3), V G is the gate voltage swing, V out is the output voltage, and W SW is the switch width. Similarly, the loop ESR can be modeled based on fixed and switch-dependent parameters
Here, R C is the fixed ESR in the loop, comprising interconnect resistance, and capacitor ESR. The traditional loss minimization procedure follows by constructing the total loss model and then sweeping or taking partial derivatives with respect to free design variables and seeking a minimum. In the SC, case, this is well developed in [7] . Flying capacitance, C X is maximized given area constraints; partial derivatives with respect to frequency and switch width provide optimum width and frequency parameters. To complete the design optimization, the total loss formula is used which combines switching and conduction loss
Finally, using the assumption that there are a large number of interleaved stages, we use (1) to capture R EFF as a function of frequency. The derivative of total loss with respect to switch width can be taken to develop optimum device sizing, the result being
In this case, the relationship with f SW is more complex than the formula derived in [7] but is more accurate near the SSL-FSL boundary. For example, (6) is derived from (1), which provides an exact expression for R EFF across the operating range. This can be compared to the expression in [5] which develops the approximation R EFF = R 2 EFF−SSL + R 2 EFF−FSL . Accuracy in the boundary region is important because most designs converge to this region in the optimization. For example, in a design that operates far to the left of the SSL-FSL boundary, the switch sizes could be reduced, thereby decreasing switching loss, with minimal increase of R EFF up to the point where loop ESR starts to dominate (onset of FSL).
Using (1) and (6), it is more difficult to derive an analytical expression for optimal switching frequency given the inversetanh dependence, so a numerical optimization is preferred. The numerical optimization uses an iterative loop to sweep f SW across a likely range, using the optimum switch width computed using (6) at each point. The value of (6) is that it enables a single variable numerical optimization (for f SW ) that requires minimal computation time. Additional accuracy is achieved by numerical estimation of the output voltage, which is important in computing bottom-plate switching losses.
As in [7] , the assumption here is that the majority of chip area is consumed by flying capacitance. This results in power density that, to first order, is independent of die area. The optimization proceeds by specifying key device and process parameters, calculating the optimum device width at a given frequency using (6) , and sweeping frequency to find the optimum value. Because switching frequency can be adjusted depending on load conditions, the model calculates the optimum switching frequency for each power-density level.
Fig . 4 provides the result of the proposed model and optimization procedure to SPICE simulation for a nominal 2 V to 1 V converter. Here, analysis is based on a 32-nm CMOS technology with R on,sp = 130Ω − μm, C in,sp = 3.0 fF/μm, and representative MOS and MIM capacitor specifications with moderate density and bottom plate ratio, k bott of 3% and 1%, respectively. The 32-nm process node was used to compare with the model in [7] , the difference being the use of (1) and (6) to model conduction loss across the operating range, and the numerical optimization of switching frequency. Important factors to note from Fig. 4 are that the proposed model is in good agreement with SPICE simulation and can therefore be used for higher-order optimization and comparison. While the method here provides less design intuition than the method in [7] , it is in better agreement with SPICE at higher power densities, due to the exact conduction loss model and numerical optimization of switching frequency. Therefore, the importance of the proposed method is that it can be used for rapid design assessment and iteration of SC architectures without loss of accuracy. Fig. 5(b) is termed the "direct" topology because inductor, L X , is permanently connected to the output terminal and only the polarity of the flying capacitor configuration alternates between phases. Fig. 6(b) shows the operating states of the direct topology where the inductor current is unidirectional, flowing always toward the output node.
III. 2:1 RESC CONVERTER
A. Converter Topologies and General Operation
The direct topology can be considered a resonant extension of the more common three-level buck converter [21] , [22] . While resonant operation of the three-level converter is less common than the more traditional operation as a three-level buck converter, it has been described in [23] and [25] . Other examples of the use of resonance in the three-level topology include the quasi-resonant topology in [22] . However, in this case, we treat the operation in a full resonant mode. Fig. 7 shows representative time-domain waveforms for the inductor current i X , for both direct and indirect topologies. In the indirect converter, the inductor current approximates a sine wave, assuming high-Q operation. In this case, the inductor current is bidirectional with no dc component and all power in the waveform is concentrated at the resonant frequency. In the indirect topology, the inductor current approximates a rectified sine wave. In this case, the current has a dc component and remaining spectral power concentrated at even harmonics of the resonant frequency.
The advantage of the direct topology lies in the shape of the current waveform, shown in Fig. 7 . Because the inductor has an appreciable dc component, the ESR of the inductor may be lower on average than the indirect topology. Most inductors have higher losses at higher frequencies due to skin effect, core loss, and other effects [11] , [12] . By concentrating more of the power at lower frequencies, the ESR of the inductor can be reduced compared to the indirect topology where the inductor current is concentrated primarily at the resonant frequency. While it can be noted that the RMS value of the inductor currents in Fig. 7 are identical, using RMS current to compute loss is inaccurate in most cases because it neglects the frequency dependence of inductor resistance. However, other than the shape of the current waveform in the inductor, analysis of the direct topology is identical to the indirect topology. This is because the current waveform that flows to the output bypass capacitor, shown in Fig. 7 , is the same in both cases when the bypass capacitors configuration is as shown in Fig. 6 .
B. Effective Resistance Calculation
Calculation of the effective output resistance, R EFF , for the direct and indirect ReSC topologies can be done by computing the average dc current delivered to the load, using current waveforms similar to Fig. 7 . As discussed in [13] and [16] , the 2:1 ReSC converter can operate in both fundamental and subharmonic modes which map out frequencies where R EFF is minimized. [19] provides a detailed expression for R EFF over all frequency, but the expression simplifies for operation at resonant and subharmonic minima as
Here, C X is the flying capacitance, L X is the flying inductor, and f SW assumes the value of the fundamental or oddsubharmonic resonant frequency. It should be noted that (7) further simplifies to R EFF = (π 2 /8) · R ESR for operation exclusively in the fundamental mode under high-Q (> ∼4) approximation. Importantly, these calculations are identical for both the direct and indirect topologies because the resonant frequency and current waveform delivered to the load are the same. However, as previously noted, the direct topology may have lower inductor ESR due to the large dc current component.
C. Dynamic Off-Time Modulation (DOTM)
As discussed in [16] , ReSC converters can also be operated in "burst" or pulse-frequency modes (PFM) to regulate output voltage or provide higher efficiency in light load. In principle, this can be used analogously to SC converters which use switching frequency to tune their output impedance or loadline. The term "DOTM" was used in [16] because the off-time or deadtime between resonant cycles was controlled dynamically and used in feedback to regulate the output voltage.
As shown in Fig. 8 , the only requirement to implement DOTM is an operating phase where all switches remain in highimpedance after zero-current transitions. By controlling the duration of the "off-time," the converter operates equivalently in a PFM mode, but maintains the high efficiency of the resonant process. If the resonant path has high Q, it can be shown that effective resistance follows:
where t OFF is the net off-time in effective switching period, and t 0 is the fundamental resonant period. The advantage of DOTM, as seen in (8) is that R EFF can be varied linearly by scaling t OFF , which also scales the effective switching frequency (and switching losses). In this sense, the tradeoffs are identical to the SC case where switching frequency is used to regulate the output voltage or maintain high efficiency in light load. However, the resonant architecture maintains the benefit being able to operate at lower frequency for a given value of R EFF .
The benefits of the ReSC topology and the use of DOTM are highlighted in Fig. 9 , which shows normalized R EFF versus switching frequency for both ReSC and SC converter. Fig. 9 assumes SC and ReSC converters have the same total capacitance, C X , and ESR. It can be seen that resonant behavior allows the ReSC converter to achieve comparable minimum R EFF to the SC converter, but at a much lower frequency. Also, the curve for DOTM maintains the same linear slope as the SC converter, but is indexed to lower output impedance achieved at the fundamental resonant minimum. Operation at lower frequency improves tradeoffs between switching and conduction losses in the converter, as well as mitigation of parasitic "bottomplate" switching losses.
While Fig. 9 is simplified in some sense because it makes the assumption that R ESR of the SC and ReSC converters are identical (in practice, the ReSC topology needs to include the ESR of the inductor, and differences in layout can have a major impact on capacitor and interconnect resistance), it shows, to first order, the potential benefit of the resonant topology. Fig. 9 also shows that DOTM is significantly better than using subharmonic modes for light-load or regulation. This is because in subharmonic operation, R EFF ≈ n 2 R EFF,fund where 'n' is the odd subharmonic index.
D. Effect of Bypass Capacitors
In the resonant architecture, bypass capacitance is critical as it forms part of the resonant loop, allowing current to circulate in the flying impedance. Therefore, in monolithic integration, where die area is valuable, it is important to understand the limitations and effects of bypass capacitance on the circuit. It is also important to consider the impact of interleaving, which will impact both voltage ripple and the need for bypass capacitance. To quantify the effect of bypass capacitance, the two operating states of the ReSC converter are modeled as shown in Fig. 6(a) and (b) . The analysis uses a high-impedance input as this presents a "worst-case" scenario for the ReSC topology. In practice, supply impedance, Z S , may present as inductive (single-digit to tens of nH), capacitive, or resistive. However, high Z S forces resonating current to flow exclusively through on-chip bypass capacitance and therefore requires careful analysis of the on-chip capacitor allocation.
To study this in more detail, consider a design with a finite die area, and therefore a fixed total area available for flying and bypass capacitance. It is necessary to split this available area into respective capacitance allocations, while maximizing effi- ciency and minimizing voltage ripple at a given load current or power density. For a single phase design, some of the conclusions are initially obvious. With a high ratio of C BP /C X , the switching frequency will increase due to the relatively low flying capacitance value. However, the voltage ripple will decrease because of the higher switching frequency and larger bypass capacitance. However, at low C BP /C X , switching frequency is also high because the resonant impedance includes the series connection of flying and bypass capacitance, and is dominated by the smaller of the two. Voltage ripple will increase because of the low C BP allocation. Fig. 10 shows the behavior of switching frequency and voltage ripple for one-, two-, and three-phase interleaved ReSC converters. In all cases, total capacitance was fixed (e.g., fixed die area). It should also be noted that C BP and C X represent the sum of all bypass and flying capacitance (respectively) in the circuit. Fig. 10(a) shows switching frequency versus the C BP /C X ratio, normalized to the switching frequency for the singlephase version at C BP /C X = 1. It can be seen that the minimum switching frequency for the single-phase ReSC topology occurs roughly when bypass and flying capacitance allocations are equal. Also, the minimum value for switching loss occurs at this point as well. Because R EFF is relatively insensitive to bypass capacitor allocation, optimal designs from an "efficiency versus power density" perspective will demand roughly equal allocation of flying and bypass capacitance. Fig. 10(b) shows voltage ripple at constant load for one-three phase interleaved topologies, normalized to the voltage ripple of the one-phase topology at C BP /C X = 1. This curve highlights the fact that voltage ripple may present a separate constraint on the design. For example, in a single-phase design, to meet a voltage ripple specification, it may be necessary to sacrifice efficiency by allocating more area to bypass capacitance and operating at higher switching frequencies. Fig. 10(a) and (b) also shows that higher-order interleaving is beneficial both for efficiency and voltage ripple. For example, three-phase interleaving can reduce voltage ripple by 2-3 orders of magnitude compared to a single-phase topology. Voltage ripple is reduced more by "odd" interleaving because the low-frequency harmonic content is cancelled to a greater extent. For example, with "even-order," harmonics are cancelled by N · f SW ; with "odd-order," harmonics are cancelled by 2N · f SW . The reduction is more pronounced with higher allocation to C BP . While the three-phase topology operates at a nominally higher switching frequency with higher C BP allocation (the flying capacitors are relatively smaller because of the need to split C X into three phases), the three-phase topology is significantly improved both in terms of switching frequency and voltage ripple at low C BP /C X allocations. Therefore, an interleaved topology can allocate more area to flying capacitors relative to bypass capacitors while achieving higher efficiency and lower voltage ripple. Because the three-phase topology has lower voltage ripple, the switching frequency accurately approximates the expression which considers only flying capacitance, ω 0 = (L X C X ) −1/2 . Importantly, this reduces sensitivity to the bypass capacitor value and/or supply impedance.
E. Circuit Optimization Procedure
While the design procedure and optimization of SC converters has been detailed in [4] - [7] , a similar process has not been fully explored for the ReSC topology. The modeling procedure for the ReSC converter has several key differences from the SC case: 1) free design parameters include resonant frequency and quality factor, Q, of the resonant network which are set by inductance, capacitance, switch sizing and parasitic elements; 2) to maintain a low-loss "on-chip" resonant loop, explicit bypass capacitance may be needed; this motivates a method to split available area into flying and bypass capacitance; 3) the topology requires a magnetic component (envisioned to be silicon integrated), so it is useful to have a representative inductor model that captures loss as a function of frequency and area (or volume). It is also important to consider the prospects for interleaving with the ReSC topology. As discussed in the previous section, the value in interleaving is that it improves tradeoffs between voltage ripple, efficiency, and power density. While an arbitrary number of interleaved stages may be less practical in the ReSC case, due to scaling limitations of magnetic components, it will be seen that the needed inductor area (and inductance values) are small at power densities comparable to optimized SC converters.
1) Passive Component Modeling:
Because silicon microfabricated inductor models are highly topology-dependent, we used small-footprint air-core solenoid inductors as a basis for a scalable magnetic component model. While these topologies are not especially well-suited for silicon integration, the exercise here presents a viewpoint on the scalability and performance of ReSC monolithic solutions. Also, the air-core topology is representative of achievable performance with bondwire and printed-circuit-board (PCB) trace inductors which have been explored for high-density dc-dc converters [24] . Fig. 11 shows a plot of quality factor versus inductance for a set of small-footprint surface-mount components from the Coilcraft database selected from 0201 to 0806 packages. The base designs, extrapolated to operation at 50 MHz, are indicated by circles. Using the scaling procedure in [24] , where all dimensions of the solenoid are scaled by a geometry factor, ε, approximate values for inductance and Q are calculated for total inductor areas between 0.1 and 10 mm 2 which is considered a reasonable range for monolithic integration.
As discussed in [24] , for an air-core solenoid with a constant length/diameter (l/D) ratio, Q scales as Q ≈ α · ε √ f SW where α is a geometry dependent parameter that can be normalized to the base design, f SW is switching frequency, and ε is the dimensional scaling factor. In Fig. 11 , it can be seen that for larger area (A ∝ ε 2 ) and volume (V ∝ ε 3 ), and operation at constant frequency, both inductance and quality factor increase. For a single curve, it should be noted that a change in slope of Q versus L occurs at the transition between Q being limited by R AC and R DC . At small values of ε, R DC dominates as skin depth becomes larger than the conductor radius at the operating frequency. Importantly, the scalable model allows the design to consider both a wide range of operating frequencies and inductor values in order to choose a "best" design at a given power density target.
Similar to the SC optimization, the ReSC model uses capacitor density in fF/μm 2 , bottom-plate ratio, and CMOS process specifications lumped into R on,sp and C in,sp . Curves similar to those in Fig. 10 were used to choose a suitable split of bypass and flying capacitance to achieve a voltage ripple target in the operating frequency range. For example, assuming three-phase interleaving, it is practical to use a C BP /C X ratio of 0.2-0.5, which allows more active area allocation to flying capacitance. This helps reduce switching frequency and achieve higher efficiency at a given power density.
A final point to note is that in this analysis, we did not include resistive losses in the capacitors and interconnect. While this is an important loss factor in monolithic converters, capacitor and interconnect ESR is difficult to estimate as it is layout and frequency dependent. Instead, we treated the resistive loss as dominated by the inductor component and power switches, as in Section II and [7] to provide a direct comparison to the SC topology in the same operating conditions. We should point out, however, that it is relatively easy to add the additional parasitic ESR back into the model once it has been extracted for a given converter, for example, this is done in Sections IV and V.
2) Active Component Modeling and Design Optimization:
To model the overall performance of the ReSC converter, we used the scaled inductor database (e.g., see Fig. 11 ), capacitor density and bottom-plate specification, and switch-width dependent parameters R on,sp and C in,sp . It was more difficult to derive a specific analytical optimum switch size, so a numerical optimization was used. However, the numerical optimization can be simplified by assuming operation at the fundamental resonant frequency. Similar to the SC case, conduction loss can be estimated using the R EFF model derived in Section III-B. For example, we used the expression in (7) which provides an accurate estimate of R EFF and is dependent on the values of L X , C X , quality factor, Q, and corresponding fundamental resonant frequency.
The resulting expression for power loss in the ReSC converter is similar to the SC converter with the differences being the operating frequency and R EFF expression
where f 0 is the Q-adjusted resonant frequency, W SW is the total width of switching devices, C X is the total flying capacitance, and V OUT is the "loaded" output voltage that results from Fig. 12 shows an example of an optimized design using a single inductor base model where all free variables are adjusted to achieve the highest efficiency at a given power density. The curve labeled "base model" represents an optimized design for the inductor base model (Coilcraft 0403HQ 1.9 nH) where the hypothetical "ε" dimensional parameter is unscaled (ε = 1). The curve labeled "scaled model" represents the optimum design for the same base model, but uses dimensional scaling for the aircore solenoid to explore the hypothetical best-case design if all dimensions of the inductor were scaled uniformly.
In Fig. 12 , several assumptions were made. First, the total area of the converter was limited to a maximum of 10 mm 2 which included the active area for flying capacitance, bypass capacitance, CMOS switches, and inductance. Therefore, as the inductor is scaled up, the total capacitance area must scale down to maintain a total area less than 10 mm 2 . The minimum area for flying capacitance per phase was set to 0.1 mm 2 , to constrain the realistic minimum allocation for total capacitance. The minimum inductor size was also limited to 0.1 mm 2 , but an inherent soft limit on inductor size was also set by the quality factor of the circuit: Smaller inductors result in higher resistance, limiting inductor size to practical values. In this sense, the hard limit on inductor area is potentially unnecessary. The ratio of C BP /C X was set to 0.3 which is realistic for designs with three or more interleaved phases. Capacitance density was set to 10 fF/μm 2 with 3% bottom-plate ratio, representative of a deepsubmicron MOS capacitor technology. Finally, CMOS process parameters were set to match a 32-nm technology (e.g., see [7] ) with R on,sp = 130 Ω-μm and C in,sp = 3 fF/μm 2 . In the example shown in Fig. 12 , it is desirable to increase the size of the inductor at low power density and decrease it at high power density. Correspondingly, the relative allocation of capacitance is lower at low power density and higher at high power density. These trends result from the need for lower conduction loss at high power density which corresponds to lower inductance and lower ac resistance. At low power density, the design favors larger inductance (correspondingly higher resistance) in order to reduce switching loss.
For inductors across the database, it is typical to observe behavior similar to Fig. 12 where the base model presents an optimum design at a single power density, but at other power densities, could provide better performance if scaled by the hypothetical dimensional factor, ε. Finally, we should point out again that capacitor ESR and interconnect resistance were not included in the model for Fig. 12 . However, as interconnect ESR is highly dependent on the layout, operating frequency, and other factors, the model can later be corrected based on estimated or extracted values.
IV. COMPARISON TO SC CONVERTER
Extending the optimization from the previous section to a more comprehensive small-footprint, air-core solenoid inductor database, the Pareto frontier was extended to include a range of base and scaled inductor models. This allowed a direct comparison of the 2:1 ReSC and SC topologies at a given process node. Fig. 13 shows the result of this comparison of the resonant converter to the 2:1 SC converter for both representative MOS and MIM capacitor technologies. The comparison continues to use the 32-nm CMOS process specifications for a 2 V to 1 V converter. The maximum area of the converter was again limited to 10 mm 2 including all active and passive components. The "scaled" models in Fig. 13 capture two scenarios: one that does not include ESR for capacitors and interconnect, and one that includes an extra 100-mΩ series resistance in the resonant loop. The former curves can be thought of as "bestcase" designs, while the latter a corrected model for a given layout, process technology, and operating frequency. While a dc 100-mΩ resistor is not an ideal model, because in reality, the ESR would scale with frequency and layout, this can be thought of as a "first order" correction for additional parasitic losses that will degrade circuit performance.
It can be seen in Fig. 13 , that there is a large range of power densities where inductor base models nearly match the performance of the scaled model. This should be expected with a comprehensive inductor database as scaling is captured inherently by using different inductor sizes from different product families as well as higher or lower inductance values in a given product family. At the extremes of the power density space, the scaled model outperforms the base model, primarily due to inductance and size scaling which is out of the normal range for the base models in the database.
In Fig. 13 , several things are important to note: 1) the ReSC topology achieves better efficiency at higher power density up to the point where the additional conduction loss from adding the magnetic component is higher than the best case for the SC converter; 2) using MOS capacitors is less of a disadvantage with the resonant topology, especially at higher power-density, due to lower bottom-plate switching losses.
V. HARDWARE IMPLEMENTATION
A. Design and Optimization
To validate the theoretical models presented in the previous section, a chip-scale ReSC converter in 0.18-μm bulk CMOS. Here, the term "chip-scale" is used to describe the prototype (as opposed to monolithic), because inductors were attached to the die using gold bumps. However, the use of external inductors allowed us to validate the theory in Section III for the aircore solenoid geometry with a chip-scale footprint for the same base models shown in Fig. 13 . We chose to implement a twophase interleaved design to take advantage of lower voltage ripple for a given C BP /C X allocation and therefore better efficiency versus voltage ripple. A two-phase design was implemented rather than a three-phase design due to the complexity of the three-phase IC layout and the need for three discrete inductors. The process used MIM capacitors with a density of ∼6.6 fF/μm 2 and a thick metal option with sheet resistance ∼10 mΩ per sq.
The nominally 2:1 converter, shown in Fig. 14 , consisted of a two-phase, complementary power train interleaved at 180°. The input voltage range for the converter spanned 3.6 to 6.6 V and the achievable output voltage spanned 1.8 to 3.3 V. To provide voltage regulation and higher efficiency in light-load operation, we introduced the concept of DOTM which was discussed in Section III-C. Similar to the exercise in Section III, the power train was optimized across the available design space to maximize the Pareto frontier for efficiency versus power-density. However, only inductor base models were used to capture the available geometries of the air-core solenoid components. Fig. 15 shows the results of the Pareto-front Matlab optimization across the base models for the Coilcraft database. This was done with and without an extra 100-mΩ ESR for capacitors and interconnect. The points are the results of spice simulation verifying the Matlab optimization. The optimization was completed for an input voltage of 6 V, nominal output voltage of 3 V, switch parameters R on,sp = 1.4 kΩ-μm and C in,sp = 2 fF/μm, capacitor density of 6.6 fF/μm 2 with bottom plate ratio of ∼1%, and a ratio of C BP /C X ≈ 1.2 to achieve a peak-peak voltage ripple less than 10% of the dc voltage at high power density. It should be noted that the shape of the efficiency versus powerdensity curve is different than in Fig. 13 due to the restriction of only using the inductor base models. Also, it is clear that the addition of extra ESR significantly degrades efficiency at higher power-density due to more conduction loss. The circled point is the one ultimately chosen for implementation. Fig. 16 shows the system architecture and details of the design including gate drivers, level shifters, and the timing and synchronization block. The chip was controlled with an off-chip microcontroller (MCU) that programmed the switching frequency and off-time. The clock generator was integrated on chip as a variable relaxation oscillator with frequency controllable between ∼1 to ∼100 MHz. The oscillator also enabled programmable off-time with a range of ∼2 ns to several microseconds. The high values of dead-time were used to implement DOTM by maintaining all power train devices in high impedance for a controlled duration between resonant energy transfer phases. The level shifter was used to interface between the nominally 1.8-V domain and the floating 3-V domains while maintaining synchronization between the high-side and low-side powertrain MOSFETS and interleaved phases.
B. Measurement Results
A die photo of the chip is shown in Fig. 17 . Each of the two bypass capacitors, C bp , were ∼11 nF, and flying capacitors C X 1 and C X 2 were ∼9 nF each. The air-core inductors, L X 1 and L X 2 are shown attached through a reflow-solder, gold-stud die attach process directly to footprints made available on the die. In testing, we used several different inductor base models from the database to explore performance at different power density levels. The external dimensions of the chip were ∼3 mm × 3 mm. Active area of the chip which excludes the padring and unused periphery was ∼7.2 mm 2 . Fig. 18 shows measured efficiency versus power density for two different inductors at both fundamental and third subharmonic resonant modes. Efficiency was measured using an on-chip four-terminal measurements to reduce the impact of external interconnect and contact resistance. With the Coilcraft 0806SQ 5.5-nH air-core inductor, the measured efficiency was 85% at 0.6 W/mm 2 . The peak efficiency was 85.6% at 0.5 W/mm 2 . Using the third subharmonic, we were able to achieve over 80% efficiency down to 0.08 W/mm 2 . With the 0403HQ 1.9-nH inductor, we achieved 82% efficiency at 0.6 W/mm 2 . Lower efficiency for the 1.9-nH inductor was due to higher contact resistance and higher switching frequency which corresponded to increases in both switching and conduction losses. While power-density is a primary metric for high-density converters, the height of the solution may also be important. The die-attached magnetic components and silicon IC can reasonably fit in a vertical form-factor less than 2.0 mm; however, significant further reduction in the vertical dimension is possible. Fig. 19 shows a plot of transient output voltage ripple (L X = 1.9 nH, f SW = 30 MHz, I load = 1.2 A, V DD = 6 V). The voltage ripple observed at high power densities was ∼8%-14% peak-peak depending on the inductor and switching frequency. This measurement was done without any off-chip capacitance. Table I shows the estimated loss breakdown of the converter at 1.2-A load current with the 1.9-nH 0403HQ inductor and the 5.5-nH 0805SQ inductor. It was estimated the capacitor ESR and interconnects contribute ∼110 mΩ to the series resistance in each phase for the 5.5-nH inductor. In case of the 1.9-nH inductor, capacitor ESR and interconnects contribute ∼170 mΩ to the series resistance in each phase. The higher interconnect resistance was due to higher contact resistance observed when die-attaching 0403HQ inductors to the silicon die. Fig. 20 shows the regulation capability of the converter through dynamic off-time modulation. An input voltage of 4.5 V was applied to the converter and an external microcontroller regulated the output voltage at 2 V using DOTM. It can be seen from the figure that output voltage was well regulated throughout most of the load range. At light-load conditions, off-time resolution of the microcontroller limited the regulation capability. Also important to note here is that efficiency remained above 80% through most of the load range.
VI. CONCLUSION
This study explored the viability of the ReSC topology for chip-scale power management. An improved model for traditional SC converters was presented that is more accurate in the case of high-order interleaving. This model was compared to a fully optimized ReSC architecture in the 2:1 configuration, considering both representative MOS and MIM capacitor technologies. The optimization also used a scalable inductor model based on small-footprint air-core solenoid inductors. The ReSC architecture shows significant promise compared to traditional SC topologies. Even considering the need for explicit bypass capacitance, the ReSC converter can achieve higher efficiency across a wide power-density range, suggesting viability in a range of future applications. Importantly, the use of small-footprint magnetic components opens up the possibility of using high-frequency post-CMOS magnetic components or PCB-embedded trace inductors.
To compare with the modeling and simulation results, a two phase interleaved 2:1 ReSC converter was fabricated in 0.18-μm bulk CMOS. Using external chip inductors, directly attached to the die, the converter was able to achieve 85% conversion efficiency at power density of 0.6 W/mm 2 . The results from two different chip-scale inductors showed that the performance is highly sensitive to ac resistance, contact resistance, and overall component quality factor. Measured data were in good agreement with the optimization model but further study is needed to estimate on-chip interconnect and capacitor ESR, particularly at high frequency.
